Meaning
Chemical mechanical polishing of the copper tin intermetallic layer in advanced semiconductor packaging ensures a flat surface for subsequent bonding processes and electrical connectivity. This cu3sn planarization is a specific manufacturing step used in the production of high density interconnects and three dimensional integrated circuits. It involves the use of abrasive slurries and rotating pads to remove the excess epsilon phase intermetallic that forms at the interface between copper pillars and tin solder.
The goal is to achieve a uniform thickness across the entire wafer, which is necessary for the precise alignment of microbumps during the flip chip bonding stage. If the surface is uneven, the electrical resistance of the joints will vary, leading to signal degradation or mechanical failure of the package. The process is governed by the rotational speed of the polishing head and the chemical composition of the slurry used to soften the intermetallic material.
Mechanical Action
Interaction between the polishing pad and the wafer surface provides the physical force needed to level the intermetallic protrusions. During cu3sn planarization, the wafer is held against a rotating pad that is saturated with a mixture of fine silica particles and chemical reagents. The pressure applied to the wafer must be carefully controlled to prevent damage to the underlying silicon substrate or the delicate copper structures.
As the pad moves across the surface, it physically grinds down the peaks of the cu3sn layer while the chemical components of the slurry simultaneously dissolve the material. This dual action allows for a much smoother finish than could be achieved by purely mechanical grinding. The temperature of the polishing environment is also monitored, as the hardness of the intermetallic phase can change with even minor fluctuations in heat.
A stable mechanical environment is the foundation for achieving sub micron flatness across the entire diameter of the wafer.
Slurry Chemistry
Optimization of the liquid medium used in the polishing process determines the rate of material removal and the quality of the final surface. The slurry used for cu3sn planarization contains complexing agents that react with the copper and tin atoms to form a thin, friable layer on the surface of the intermetallic. This layer is then easily removed by the abrasive particles in the slurry, exposing fresh material for further chemical reaction.
If the chemistry is too aggressive, it may lead to pitting or the excessive removal of material from the copper pillars. If it is too weak, the polishing time will increase, which reduces the efficiency of the production line and increases the cost per unit. Manufacturers often use proprietary additives to control the acidity and the suspension of the abrasive particles within the liquid.
The selection of the right slurry is a balance between the desired removal rate and the need to protect the structural integrity of the interconnects.
Surface Metrology
Measurement of the wafer topography after the polishing step confirms that the required specifications for flatness and thickness have been met. After cu3sn planarization, the wafers undergo a series of non destructive tests using atomic force microscopy or optical profilometry to map the surface height. These instruments detect any remaining irregularities that could interfere with the bonding of the next layer of the semiconductor stack.
If the variation in height exceeds the tolerance levels, the wafer may need to undergo a secondary polishing step or be discarded as scrap. The data from these measurements is used to adjust the parameters of the polishing machine for the next batch of wafers. Consistent metrology results are the primary indicator of a stable and predictable manufacturing process in a high volume foundry.
The final surface quality is the determining factor for the reliability of the electrical connections in high performance computing and mobile devices.